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Abstract—We introduce a model of simultaneous switching
noise (SSN) coupling between the power/ground plane cavities
through cutouts in high-speed and high-density multilayer pack-
ages and printed circuit boards (PCBs). Usually, the cutouts are
used in multilayer plane structures to isolate the SSN of noisy
digital circuits from sensitive analog circuits or to provide multiple
voltage levels. The noise-coupling model is expressed in terms
of the transfer impedance. The proposed modeling and analysis
results are compared with measured data up to 10 GHz to demon-
strate the validity of the model. It is demonstrated that the cutout
is the major gate for SSN coupling between the plane cavities, and
that substantial SSN coupling occurs between the plane cavities
through the cutout at the resonant frequencies of the plane cav-
ities. We also analyze and discuss the coupling mechanism and
characteristics of the noise coupling, from which we evaluate a
method of suppression of the SSN coupling. Proper positioning of
the cutout and the devices at each plane cavity achieves signiﬁcant
noise suppression at certain resonant frequencies. The suggested
suppression method of the SSN coupling was successfully proved
by frequency domain measurement and time domain analysis.
Index Terms—Cutout, modeling, multilayer package, multilayer
printed circuit board (PCB), noise coupling, power/ground noise,
simultaneous switching noise (SSN).
I. INTRODUCTION
T
HEdesignoflow-impedanceandlow-noisepower/ground
distribution networks for high-speed digital or mixed-
signal packages and printed circuit boards (PCBs) has become
a major challenge due to signiﬁcant switching noise [1]. The
switching power dissipation becomes higher, and the average
supply current is increased signiﬁcantly, even if the power
supply voltage is reduced by advances in semiconductor device
technology.1 As a result, combined with higher clock frequen-
cies, the increased switching current changes (di/dt) produce
considerable power supply switching noise that ultimately
degrades the eye patterns and timing margins on critical clock
and signal paths, thereby limiting the attainable clock frequen-
cies in digital devices or systems. This limitation is further
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Fig.1. ExampleofthecutoutstructuresinmultilayerpackageandPCB.These
cutoutsaredesignedtoisolatepowersupplynoiseandtoprovideseveralvoltage
levelsinapowerplane.Aferritebeadisusedfordcconnectionbetweenthesplit
grounds.
compounded by the reduced voltage noise margins in comple-
mentary metal–oxide–silicon (CMOS) logic circuits that result
from the power supply voltage reduction [2]. Furthermore,
this power supply simultaneous switching noise (SSN) can be
a source of electromagnetic noise coupling and interference
to nearby interconnections, circuits, and other devices that is
difﬁcult to circumvent. Therefore, the switching noise must be
under the designer’s control to ensure reliable circuit, device,
and system operation.
High-frequency switching noise is generated when a rapid
switching of current occurs in inductive circuit components of
the power/ground network. These inductive parasitic circuit el-
ements of the network are due to the interconnection structures,
such as the packaging, vias on the PCB, traces on the PCB, and
decoupling capacitors [3]. The SSN causes the voltage level at a
position in a plane cavity to ﬂuctuate; it propagates to other po-
sitionsbyelectromagneticpropagationintheplanecavityandis
also coupled to other plane cavities through cutouts or through
otherinterconnectionstructures,including thevia[4].Theanal-
ysis and measurement of the noise coupling through the cutout
is the main subject of this paper, as it is the major gate for noise
coupling between the plane cavities. Usually, the cutouts are
used to partition the planes or to separate the planes to isolate
the SSN of noisy digital circuits from sensitive analog circuits
or to provide various voltage levels in a power plane layer, as
illustrated in Fig. 1. In other cases, the cutout is made uninten-
tionally to allocate a series of parallel-aligned vias for signal
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or power/ground connections, or a group of through-holes to
mountdevices,packages,orconnectorsonamultilayerpackage
or PCB.
Several modeling methodologies have been proposed for the
analysis of multilayered distribution networks, including a two-
dimensional discrete transmission line model [5], a quasi-three-
dimensional distributed model[6],and a cavityresonatormodel
[7]–[9]. These methodologies assume that the plane cavities
are isolated from each other and that noise couplings between
the plane cavities are not to be considered. This approach en-
ables modeling of the multilayer power distribution network by
simply cascading each plane cavity, which is modeled as elec-
trically uncoupled. Field penetration through the metal planes
has been studied [10]. This study showed that the assumption
of noncoupling between plane cavities is only valid for thick
metal planes with highly conductive metal ﬁlm, in which the
skin depth of the metal plane is smaller than the metal plane
thickness. We have extended this study to the case of cavities
with cutouts. If there are cutouts in the planes, the skin effect
assumption cannot be applied around the cutout and substantial
coupling between plane cavities occurs through the cutouts.
In this paper, we introduce a modeling and analysis of SSN
coupling between plane cavities through the cutouts in multi-
layer planes. To describe the coupling mechanism through the
cutouts, we have developed an analytical model of a multilayer
plane structure that has cutouts in its planes. The validity and
accuracy of the analytical model has been validated in a fre-
quency range of up to 10 GHz by high-frequency time and
frequency-domain measurements. The measurements show ac-
ceptable agreement with thepredictions basedon themodel and
its analysis.
Based on the modeling and measurement, it is demonstrated
that the cutout is the major cause of power/ground noise cou-
pling between the plane cavities, and that substantial SSN cou-
pling occurs between the plane cavities, through the cutout, at
resonantfrequenciesoftheplanecavities.Theresonantfrequen-
cies are determined by the shape, material, and size of the par-
titioned plane cavities. We also have analyzed, and discuss, the
coupling mechanism and characteristics of the noise coupling
as functions of the positions of the cutout, the noise source in a
plane cavity and the receiver in the other plane cavity in terms
of the transfer impedance and time domain noise waveform.
From the analysis, we propose a suppression method of noise
coupling between the plane cavities through the cutout. Proper
positioning of the cutout and the devices at each plane cavity
achieves signiﬁcant noise suppression at certain resonant fre-
quencies. We used a four-layer and two-cavity power/ground
structure on a PCB for the analysis and measurement to demon-
strate the SSN suppression effect. The coupling noise suppres-
sion effect is demonstrated in terms of the transfer impedance at
the resonant frequencies,and thetime-domain SSNnoise wave-
forms by changing the locations of the noise source and the
noise receiver. The suggested noise suppression method can be
usefullyadopted in high-performancepackage and PCBdesign.
Section II describes the analytical modeling of SSN coupling
through the cutouts. The transfer impedances from the analyt-
ical model and measurement are compared to demonstrate the
model’s accuracy. In Section III, a suppression method of the
Fig. 2. Three-layer power/ground plane cavity structure, which has a cutout in
the second metal plane. (a) 3-D view. (b) Cross section.
coupled noise is presented. The suppression effect of the op-
timal positioning method is demonstrated in both the frequency
and time domain using the analytical model and measurement.
II. MODELING OF SSN COUPLING THROUGH CUTOUTS IN
MULTILAYER POWER/GROUND CAVITIES
A. Analytical Model
Consider a multilayer plane cavity structure having a cutout
in the second conductor plane, as shown in Fig. 2. The planes
of dimension “ ” are separated by a distance . The cutout
dimension is “ ,” where and are the length and the
width of the cutout, respectively. When the current switches at
port1, itexciteselectricand magnetic ﬁeldsincavityI.Because
, , where is much smaller than the wavelength of the
ﬁeld, the major ﬁeld components are , , and . These
ﬁeld components can be calculated using the cavity resonator
model [7], [8], [14]
(1a)
(1b)
(1c)300 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 28, NO. 2, MAY 2005
Fig. 3. Illustration of Bethe’s small aperture coupling theory, where the
fringing ﬁeld effect of the cutout can be replaced by the polarization currents
and are missed.
where, and are the coordinates of port 1 and
the center position of the cutout, respectively. In the above (1),
where and,
, where , are propa-
gating modes in the cavity, and , and are the perme-
ability, permittivity, and loss tangent of the dielectric material,
respectively, ,where istheconductivityofthe
metallization,and , for , ,and ,otherwise.
Because the cutout is designed in the second conductor layer
in Fig. 2, the electric and the magnetic ﬁelds in the cavity I will
fringe through and around the cutout. These fringing ﬁelds are
similarto thosefrom an electricpolarization current, normal
to the plane and a magnetic polarization current, tangential
to the plane, both at the center of the cutout as shown in Fig. 3
[11]. This similarity suggests that polarization currents and
can replace the fringing effect of the cutout. This approxi-
mation is valid and gives reasonable results on the assumptions
that the cutout is small relative to the electrical wavelength and
is away from the plane edges and that, in addition, the current
source is not located too close to the cutout. Otherwise, the sim-
ilarity between thefringing ﬁeldsaround and through thecutout
and those from the polarization currents is lost, which degrades
the accuracy of the model.
Quantitatively, the polarization currents are given by
(2a)
(2b)
where the proportionality constants and are deﬁned as
the electric and the magnetic polarizabilities of the cutout, re-
spectively, and are the coordinates of the center of
the cutout. The electric and the magnetic polarization currents
are proportional to the strength of the normal electric ﬁeld and
the tangential magnetic ﬁelds, respectively. The normal electric
ﬁeld strength, in (2a), corresponds to in (1a), and
the tangential magnetic ﬁeld strength, in (2b), corresponds
to in (1b) and in (1c), because both and
directional magnetic ﬁelds are tangential to the plane surface.
Therefore, (2) can be rewritten as
(3a)
(3b)
Fig. 4. Illustration of the equivalent current sources of the cutout. The cutout
can be replaced by the equivalent current sources, J and M, as if the cutout was
ﬁlled in to form a solid conductor plane.
where is the magnetic polarizability for and
is that for .
The coupling through the cutout is modeled as equivalent
currents, as described by Pozar [11] because of its structural
similarity. The major difference in the structure is that Pozar
deals with rectangular waveguides in which ﬁelds propagate,
whereas this paper describes plane cavities where ﬁelds reﬂect
off the cavity walls causing multiple scattering as the reﬂected
ﬁelds can in turn couple back through the cutout. The coupling
of reﬂected ﬁelds is signiﬁcant near resonance, although it is
relatively weak when the cutout is small. To take into account
the multiple-scattering effect, we need to solve every reﬂected
ﬁeld and its coupling, as does a full-wave numerical tool. In this
paper, the model adopts stationary ﬁelds in (1) as primary ﬁelds
in cavityI for quickestimation and simplicity of modeling. This
approximation again requires the small cutout assumption. The
polarizabilities for the ﬁelds are empirically extracted by ﬁtting
to measured S-parameters
(4a)
(4b)
where and are the width and length of the cutout, respec-
tively, as shown in Fig. 5(a). In case of a large cutout, where
the dimensions or are comparable to the wavelength, an
aperture resonance correction factor [12] and ﬁeld averaging
factor [13] should be included in the polarizabilities to account
forcutoutresonanceandthenonuniformﬁelddistributionalong
the cutout dimensions.
The electric and the magnetic polarization currents can be
related to the electric and magnetic current sources [11]
(5a)
(5b)
The cutout may be replaced by equivalent current sources,
and , as if the cutout is ﬁlled by a solid conductor plane, as
depicted in Fig. 4. The next step is to ﬁnd out the ﬁelds in cavity
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Fig. 5. Test sample structure. (a) Top view of the test samples having port 1 located at (2.5 mm, 2.5 mm) and port 2 located at (35 mm, 20 mm). (b) 3-D view of
the test sample, where the cutout is located at (27.5 mm, 20 mm) on the second metal layer, and its dimension is 0.5 ￿ 10 mm.
Let the stationary ﬁelds in cavity II be expressed as [14]
(6a)
(6b)
(6c)
where is the unknown amplitude of ﬁeld of the
mode.
From Poynting’s theorem, the power delivered by the current
sources and , is equal to the sum of the power trans-
mitted through the edge surface , the power lost to heat in
the volume , and times the net reactive energy stored in
the volume [11]
(7)
Each term in (7) can be found from (1), (3), (5), and (6) as
(8a)
(8b)
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(8d)
(8e)
In (8c), is the surface resistivity of the con-
ductor planes, and . The power transmitted
through the edge surface is zero because the tangential
magneticﬁeldsattheedgesurfacearezero.Thisresultisderived
from the assumption that, at places along the plane periphery,
the boundary condition is given as a magnetic wall. The open
boundary assumption is valid onlywhen thedielectricthickness
is much smaller than the wavelength .
The unknown amplitude of the ﬁelds can be determined
from (7) and (8) as (9), shown at the bottom of the page. In (9),
, , and can be determined from (1), (3), and (5). By
analogy to RLC resonant circuits, the stored electric and mag-
netic energies are equal at resonance. Therefore, the denom-
inator of (9) is minimized at the resonant frequency,
, which results in maximizing .
Finally, the transfer impedance can be obtained as
(10)
where are the coordinates of port 2. The transfer
impedance contains the information of the plane dimensions,
the material properties, the ports and cutout locations, and the
cutout dimensions.
The input impedance is obtained similarly. The presence of
the cutout also results in scattered waves in the primary plane
cavity(cavityI). If thecutoutis assumed tobe ﬁlled, theelectric
ﬁeld in the cavity I at the center of the cutout can be written as
(11)
The equivalent currents on the cavity I side of the center con-
ductor plane are in the opposite direction to those on the cavity
II side as depicted in Fig. 3. The ﬁelds scattered by the cutout
are considered to be produced by the equivalent currents,
and , where and can be found from (3). Then, the
scattered electric ﬁeld in the cavity I can be written as
(12)
Fig. 6. Comparison of the modeling and the measurement of the
Z -parameter up to 10 GHz. The solid line represents the transfer impedance
calculated using the analytical model, whereas the dotted line represents the
transfer impedance obtained from the measured S-parameters.
Fig. 7. Comparison of the modeling and the full-wave simulation of the
Z -parameter. The solid line represents the transfer impedance calculated
using the analytical model, whereas the dotted line represents the transfer
impedance obtained using Sigrity PowerSI.
The complete electric ﬁeld can now be written as
(13)
The input impedance can be written as
(14)
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Fig. 8. Structure of the test sample to demonstrate the port optimization method. In the test sample, chip 1 is powered by P2 plane and ground layers and chip 2
is powered by P1 and ground layers. The third layer serves as a common ground, which has a cutout on it. (a) 3-D view. (b) Cross section.
B. Comparison of Transfer Impedance Z21 Parameter From
the Model and Measurement
Test samples were designed and fabricated for S-parameter
measurement and the measured results were compared with the
model results from (10) to verify the accuracy and usefulness
of the model. Fig. 5 illustrates the layout and the cross section
of one of the test samples. It consists of three conductor layers
with dimensions of 40 mm and 40 mm. FR4 was
used as the dielectric material with a permittivity 4.3 and
0.1 mm. Copper metallization was used with a metal thick-
ness 0.018 mm and conductivity 5.813 10 S/m. The
cutout is located at 27.5 mm and 20 mm, with dimen-
sionsof 10mmand 0.5mm.Thecoordinatesofports
1 and 2 were ( 2.5 mm, 2.5 mm), and ( 35 mm,
20 mm), respectively. Port 1 was used as the source port
andport2wasusedasthecoupledport.ThemeasuredS-param-
eters were converted to Z-parameters using the following (15),
and were compared with the analytical model. Theoretical data
were obtained by solving the previous equations with , 0
to 20 modes using MATLAB.
(15)
As shown in Fig. 6, the calculated transfer impedance from
the model agrees well with the measurement up to 10 GHz,
demonstrating the validity and usefulness of the modeling.
As observed in Fig. 6, at resonant frequencies, the transfer
impedance reaches 2.5 , which means that substantial SSN
coupling occurs at these resonant frequencies. These resonant
frequencies are determined by the dimensions, the material,
and edge boundary condition of the power/ground plane cavity.
In the ﬁrst resonance mode (1,0), the position of the resonance
mode and the peak impedance is well matched, whereas at the
higher resonance modes, there are small discrepancies in the
peak impedance heights. These discrepancies can be explained
from the assumption of small-size cutout. Since the cutout is
modeled by equivalent current sources under the assumption
of small-size cutout, the model starts to lose its accuracy at
high frequencies where the cutout dimensions become more
comparable to the wavelength. Another potential reason is the
inaccuracy of the dielectric constant and the loss tangent of the
FR4 at the higher resonant frequencies. According to [16], [17],
the loss tangent increases as frequency increases, which results
in greater dielectric loss in the measurement. The test sample
has a relatively small size (4 4 cm) as shown in Fig. 5, which
results in gigahertz range resonant frequencies. If we use a test
sample with a larger size cavity, such as (20 20 cm), the
resonant frequencies are lowered to below the gigahertz range,
resulting in much closer agreement of the resonant frequencies
and the peak impedance heights. For a more accurate analysis,
a full-wave numerical tool is available. We simulated the test
structure shown in Fig. 5 using Sigrity PowerSI,2 and the
result was compared with the model, as shown in Fig. 7. The
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Fig. 9. Conﬁgurations of the chip locations for the three test samples. (a) Chip 1 located at (2.5 mm, 2.5 mm) and chip 2 located at (35 mm, 20 mm). (b) Chip 1
located at (20 mm, 20 mm) and chip 2 located at (35 mm, 20 mm). (c) Chip 1 located at (20 mm, 20 mm) and chip 2 located at (30 mm, 30 mm).
numerical tool shows good correlation with the measurement.
Solving the problem using the numerical approach required
approximately 30 min, whereas the proposed model required
less than 30 s, with the same computing resources. Therefore,
the model is useful for quick estimates and initial optimization
and the numerical tool can be used for ﬁne-tuning.
Consequently, it is necessary to design the cavity carefully so
that the resonant frequencies of the cavity are not close to the
clock harmonic frequencies of the switching current at port 1.
If one of the clock harmonic frequencies is close to these reso-
nant frequencies, signiﬁcant SSN coupling occurs at the clock
harmonic frequency. To predict the position of the resonant fre-
quencies, and the peak height of the transfer impedance at the
resonant frequencies, the suggested modeling approach proved
to be very useful.
III. SUPPRESSION OF SSN COUPLING THROUGH A CUTOUT
The coupled noise through a cutout in multilayer packages
and PCBs can be suppressed by using any method that min-
imizes the transfer impedance between the two ports. Such a
method includes allocating decoupling capacitors at cavities I
and II. These decoupling capacitors reduce the self-impedance
ateach port as wellas the transfer impedance between theports.
However, the conventional decoupling capacitor has a self-res-
onant frequency below 100 MHz due to its serial inductance.
Therefore, above the resonant frequency, the suppression ef-
fect of the noise coupling diminishes signiﬁcantly. However,
decoupling capacitors in their inductive region may detune the
modal resonance frequencies of the cavities and may diminish
the cavity resonance if the method is applied to larger printed
circuit boards, where the resonance frequencies may not be or-
ders of magnitude above the series resonance frequencies of the
bypass capacitors. This effect needs to be taken into account
because decoupling capacitors are commonly used to suppress
SSN inthelowfrequencyregion, belowhundreds ofmegahertz.
An alternative method to suppress the coupled noise between
the plane cavities through the cutout is to optimize the locations
of the ports and the cutout. Proper location of the ports and the
cutout eliminates the resonance peaks at certain resonant fre-
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Fig. 10. Simulated transfer impedance for the test sample shown in Fig. 9(a);
peaks are annotated with the dominant mode numbers (m;n).
introduced in [15] and can be understood by examining the co-
sine and the sine factors in (1) and (6). The formulas for the
electric and the magnetic ﬁelds in both cavity I and cavity II
contain cosine or sine factors because the ﬁelds form standing
waves in the steady state. When the relationship between the
plane cavity dimensions, the port and the cutout locations, and
the modenumbersforces thecosine or thesine factor tobe zero,
the coupled noise is suppressed.
A. Simulation of the Suppression Effect on Test Samples
The simplest way to describe the port optimization method is
by examples. Consider a test sample, which has two chips on a
multilayer PCB, namely chip 1 and chip 2 as shown in Fig. 8(a).
Three layers are used to supply power to the chips where the
bottom plane is a voltage plane for chip 1 and the second plane
is a voltage plane for the noise-sensitive chip 2 as depicted in
Fig. 8(b). The third plane serves as a common ground and has
0.5 10 mm cutout at the coordinate of 27.5 mm,
20mm.FR4wasusedasadielectricmaterialwithapermittivity
4.3 and thickness 0.1 mm. Copper metallization was
used with a metal thickness 0.018 mm and conductivity
5.813 10 S/m. Three types of the test samples were
studied based on the analytical model described in the previous
sections, depending on the chip locations as shown in Fig. 9.
The sequence of Fig. 9(a), (b), and (c) shows the sequential
procedure to select the positions of chips 1 and 2, whereas
the location and direction of the cutout is already ﬁxed. In
the case of Fig. 9(a), chip 1 is located at and ,
which forces in (1) to be one for
all modes. The -coordinate of the cutout, forces
in (1b) to be zero for even-num-
bered . Therefore, all modal ﬁelds except in cavity I
can exist with maximum amplitude. In cavity II, the modal
impedances for all odd-numbered modes is suppressed as
shown, because the -coordinate of chip 2 is , which forces
the factors in (6a) to be zero for
odd-numbered . The simulated transfer impedance, to conﬁrm
Fig.11. Simulatedtransferimpedanceforthe testsamplesofFig. 9(b)and(c).
The dotted line is for the case shown in Fig. 9(b); and the solid line is for the
case shown in Fig. 9(c). It demonstrates that by repositioning chips 1 and 2, the
resonance modes are suppressed signiﬁcantly.
the suppression effect for the odd-numbered modes , is shown
in Fig. 10.
If chip 1 moves to the center of the plane as shown in
Fig. 9(b), all the modal impedances for odd-numbered or
are suppressed because and forces
in (1) to be zero for odd-numbered
or . The simulated suppression of these odd-numbered
or is demonstrated by the dotted line in Fig. 11. However,
the modal impedances for the even-numbered modes (0, 2),
(2, 0), and (2, 2) are still very high, as shown as the dotted
line in Fig. 11. The even-numbered modal impedance can be
suppressed further by positioning chip 2 at and
as can be seen in Fig. 9(c). The simulation result is
shown by the solid line in Fig. 11. As expected, the coupled
noise was successfully suppressed below 7 GHz at the resonant
frequencies by simply relocating chips 1 and 2.
The suggested suppression method does not require extra
components, or cost, compared with using decoupling ca-
pacitance or thin dielectric material with high permittivity.
However, the method could not be applied when the optimal
placement conﬂicts with the physical design of the package and
PCB. In addition, it is sometimes difﬁcult to use the method,
especially when many ports (devices) are mounted on a single
package or PCB. In this case, we may simplify the problem by
selecting the critical devices. The optimization method assumes
that the ports are point-like; however, the method is reasonable
for a real chip with several millimeter package dimensions
because the amplitude of the standing wave is relatively low
around the minimum point. The measurement results shown in
the following section demonstrate this because the through-vias
made in the test vehicle for measuring ports, which mimic the
power and ground vias of a chip, are at a spacing of approxi-
mately 1 mm. However, with the ever-increasing chip sizes and
operating frequencies, the method is limited by the electrical
size of a chip and its package.306 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 28, NO. 2, MAY 2005
Fig. 12. Measured transfer impedance for the test sample shown in Fig. 9(a).
Fig. 13. Measured transfer impedance: the dotted line is for the case shown
in Fig. 9(b); and the solid line is for the case shown in Fig. 9(c). Measurements
show good agreement with the simulation results shown in Fig. 11, which
demonstrates the validity of the port optimization method and also that of the
analytical model.
B. Measurement Results of the Suppression Effect on Test
Samples
TestsampleswiththesamestructuresasthoseshowninFig.8
were fabricated to demonstrate the validity of the optimal posi-
tioning method described in the previous section. The chips 1
and2inFig.8correspondtotheports1and2inthetestsamples,
respectively. The port locations are the same as those shown in
Fig. 9. The cutout size is 0.5 10 mm. Fig. 12 shows the mea-
sured transfer impedance for the sample shown in Fig. 9(a). As
shown in the simulation results, Fig. 10, all the modal imped-
ances except the odd-numbered can be still seen. In Fig. 13,
the dotted line represents the measured transfer impedance for
the sample of Fig. 9(b), and the solid line is for the sample of
Fig. 9(c).Themeasurementsshow thesame trendas thesimula-
tionresults,asshowninFig.11,whichdemonstratesthattheop-
timalpositioningmethodsuppressesthecouplingnoisebetween
Fig. 14. Assumed current source waveform at port 1 of Fig. 8, for two clock
cycles for the time domain noise simulation. Period is 0.65 ns with rise and fall
time of 75 ps.
the plane cavities through the cutout and the analytical model
capturesthecouplingeffect.Measurementconﬁrmedthatallthe
modal impedances for odd-numbered or are suppressed by
repositioning chip 1 and that the even-numbered modal imped-
ances are suppressed further by the positioning of chip 2. We
conclude thatthe noise couplingbetween plane cavitiesthrough
the cutout can be reasonably suppressed by simply placing the
chips and the cutouts at the proper locations. The suggested an-
alytical model can be used to determine the optimal locations of
the chips or the cutouts in multilayer packages and PCBs.
C. Time Domain Analysis of Suppression Effect on Test
Samples
In this section, the effect of the power/ground noise coupling
between plane cavities through the cutout is discussed in the
time domain. Consider the test sample shown in Fig. 8 and as-
sumethatchip1hasa1Acurrentsource.Thecurrentsourcehas
a 0.65-ns period with rise and fall times of 75 ps, and switches
for two clock cycles as shown in Fig. 14. Then, the current
sourcegeneratesswitchingnoiseinthelowestplanecavityIand
the noise is coupled into the neighboring plane cavity II through
the cutout. The coupled noise can affect the signal integrity of
chip 2 as well as the signal integrity of chip 1.
Fig. 15(a) shows the time domain coupled noise waveform
when chip 1 is located at 2.5 mm, 2.5 mm, and
chip 2 is at 35 mm, 20 mm as shown in Fig. 9(a)
with the source current as deﬁned in Fig. 14. The coupled noise
waveform was obtained using Agilent ADS from the convolu-
tion of the input signal and the impulse response of the two-
port network. The impulse response was generated from the in-
verseFouriertransformofthemeasuredS-parametersofthetest
sample. As can be seen from Fig. 15(a), the maximum coupled
noise for the two switching cycles is 200 mV. Noise voltage
ﬂuctuation lasts for more than 5 ns due to the high quality factor
of the cavity structure, even after the current source has stopped
the switching. Because of this long-lasting noise ﬂuctuation,
the coupled noise can be accumulated every time the current
switches, which means that higher coupled noise is expectedLEE et al.: ANALYSIS AND SUPPRESSION OF SSN NOISE COUPLING BETWEEN POWER/GROUND PLANE CAVITIES 307
Fig. 15. Time domain coupled noise waveform at port 2, between P1 and ground plane at the chip 2 location due to the switching current of the chip 1 shown
in Fig. 14, which is supplied by P2 and ground plane. (a) Coupled noise waveform in the case of Fig. 9(a). (b) Coupled noise waveform in the case of Fig. 9(b).
(c) Coupled noise waveform in the case of Fig. 9(c).
Fig. 16. Test sample for the simulation of the signal integrity of the chip 2. I represents the switching current of chip 1 at port 1 in Fig. 8, and the I/O
buffer in chip 2 is powered by the P1 and G plane pair that contains the coupled noise through the cutout.
for more switching cycles. Moreover, the coupled noise is com-
pounded by the increased magnitude of the switching current.
Therefore, the coupled noise through the cutout cannot be ig-
nored, bearing in mind the tendency for rapidly increasing cur-
rents and reduced noise margins. To conﬁrm the suppression
effect of the coupled noise through the cutout by repositioning
chips1and2,timedomaintransientcouplednoiseresponsesfor
thecaseofFig.9(b)and(c)havebeensimulatedandthereduced
coupled noises are shown in Figs. 15 (b) and (c), respectively.
As predicted in the frequency domain simulation and measure-
ment, the optimal positioning method is effective when applied
in time domain analysis. The maximum coupled noise for the
two switching cycles is 40 mV for the case of Fig. 9(c), which
is only 20% of that in the case of Fig. 9(a). Once the speciﬁca-
tion ofthevoltageﬂuctuation is deﬁned, for example,as
ﬁve percent or ten percent of the supply voltage, we can deter-
mine the maximum allowable power-ground impedance from
the ratio of switching current proﬁle and . We can de-308 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 28, NO. 2, MAY 2005
Fig. 17. Assumed current waveform of the switching current at port 1.
Fig. 18. Input and output voltage waveform of the buffer for the chip 2 at port
2, with the chips located as shown in Fig. 9(a).
ﬁne a keep-out zone for placement to meet the power-ground
impedance speciﬁcation by calculating the impedance proﬁle in
terms of chip locations using the model.
ThecoupledvoltageﬂuctuationsshowninFig.15throughthe
cutoutdirectlyaffectthesignalintegrityofchip2inFig.8.Con-
sider also the case where the output buffer in chip 2 is powered
by P1 and the ground plane pair, while chip 1 switches currents
for many cycles, not two cycles as in the previous analysis. The
plane conﬁguration and the switching current waveforms are
shown in Fig. 16 and Fig. 17, respectively. The output buffer
in chip 2 simply consists of two cascaded CMOS inverters.
The assumed waveform of the switching current at
port 1 is shown in Fig. 17. The amplitude of the switched cur-
rent is 3 A, and it switches for fourteen clock cycles. Fig. 18
shows the input and the output voltage waveforms of the buffer
for the chip 2 at port 2 for the case of the chip locations as
shown in Fig. 9(a). The output signal shows substantial over-
shoot and ringing due to the coupled power noise through the
cutout. However, the signal output noise is successfully reduced
by placing the chips at the locations of Fig. 9(c), as shown in
Fig.19.Thepower/groundnoisegraduallydecreasesdepending
on the Q factor of the cavity and the switching cycles, as shown
in Fig. 15; thus, the signal-to-noise ratio gradually increases
Fig. 19. Input and output voltage waveforms of the buffer for chip 2 at port 2,
with the chips located as shown in Fig. 9(c).
in Fig. 18. From the time domain analysis, we conclude that
the power/ground noise coupling through the cutout can signiﬁ-
cantly degrade signal integrity and it should be managed. It was
successfully demonstrated that optimal positioning is one of the
reasonable solutions.
IV. CONCLUSION
In this paper, we describe an analytical modeling approach
of SSN coupling phenomena through the cutout in multilayer
power/ground plane structures. The model shows good correla-
tion with measurements up to 10 GHz. Based on the analysis
and the experiment, it is found that substantial coupled noise
is transmitted to the adjacent plane cavities through the cutout.
The quantity of the coupled noise depends on the size, shape,
and locations of the cutout as well as the locations of the ports.
By examining the analytical formulation of the model, we
have developed a better understanding of the coupled noise
through the cutout. According to the analytical model, the
transfer impedance is a combination of an inﬁnite number of
modal impedances, while each modal impedance consist of
sinusoidal functions that exhibit peak and null patterns across
the plane surface. It suggests that we can choose the optimal
positions of the ports and the cutouts to minimize the coupled
noise through the cutouts based on the analytical model. The
suppressionmethodofthecouplednoisethroughthecutoutwas
successfully demonstrated by both frequency and time domain
analysis and measurement. The suppression was achieved by
the suggested optimal positioning method. Once the coupled
noise is minimized, we could ignore it and avoid the complex
modeling and longer simulation time required for evaluation of
a high-speed digital or mixed-signal system.
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